In a major strategic push to position the country as a dominant global hub for electronics architecture, the Government of India has unveiled Semicon 2.0. Under the expanded initiative spearheaded by the Ministry of Electronics and Information Technology (MeitY), New Delhi plans to train more than 100,000 specialized semiconductor engineers and VLSI design professionals over the next five years.

Read More: GST Collections Jump 14.8% to Record Rs 1.99 Lakh Crore in August, Finance Ministry Reports

The policy evolution reflects a decisive transition from funding physical silicon fabrication units toward cultivating high-value domestic chip design talent and intellectual property creation.

Equipping Universities with Global EDA Toolsets

Under the educational framework, top academic institutions including the Indian Institutes of Technology (IITs), National Institutes of Technology (NITs), and premier research universities are receiving subsidized access to advanced Electronic Design Automation (EDA) software from industry leaders like Synopsys, Cadence, and Siemens.

Government officials noted that over 20 percent of the world's semiconductor design workforce already operates from Indian research centers, providing a strong natural foundation for scaling domestic chip design startups.

Strategic Integration with Global Supply Chains

Semicon 2.0 also introduces enhanced financial incentives for homegrown fabless chip startups specializing in automotive electronics, telecommunications hardware, and AI accelerators. Industry associations hailed the move as a critical step toward securing national technological sovereignty and reducing external supply dependencies.